CMOS Ultrasound Transceiver Chip for High-Resolution Ultrasonic Imaging Systems

Author(s): Kim I (Kim, Insoo)¹, Kim H (Kim, Hyunsoo)¹, Griggio F (Griggio, Flavio)², Tutwiler RL (Tutwiler, Richard L.)³, Jackson TN (Jackson, Thomas N.)¹, Trolier-McKinstry S (Trolier-McKinstry, Susan)², Choi K (Choi, Kyusun)⁴

Addresses:

- 1. Penn State Univ, Dept Elect Engn, University Pk, PA 16802 USA
- 2. Penn State Univ, Mat Res Lab, University Pk, PA 16802 USA
- 3. Penn State Univ, Appl Res Lab, University Pk, PA 16802 USA
- 4. Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA

Source: IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS Volume: 3 Issue: 5 Pages: 293-303 Published: OCT 2009

Abstract: The proposed CMOS ultrasound transceiver chip will enable the development of portable high resolution, high-frequency ultrasonic imaging systems. The transceiver chip is designed for close-coupled MEMS transducer arrays which operate with a 3.3-V power supply. In addition, a transmit digital beamforming system architecture is supported in this work. A prototype chip containing 16 receive and transmit channels with preamplifiers, Time-Gain compensation amplifiers, a multiplexed Analog-to-Digital converter with 3 kB of on-chip SRAM, and 50-MHz resolution time delayed excitation pulse generators has been fabricated. By utilizing a shared A/D converter architecture, the number of A/D converter and SRAM is cut down to one, unlike typical digital beamforming systems which need 16 A/D converters for 16 receive channels. The chip was fabricated in a 0.35-µm standard CMOS process. The chip size is 10 mm² and its average power consumption in receive mode is approximately 270 mW with a 3.3-V power supply. The transceiver chip specifications and designs are described, as well as measured results of each transceiver component and initial pulse-echo experimental results are presented.